JC961 U.S.PTO
09/771743
01/29/01

JC3
866

PATENT NUMBER

U.S. **UTILITY** Patent Application

O.I.P.E.	PATENT DATE
AK SCANNED KS B Q.A.	

APPLICATION NO.	CONT/PRIOR	CLASS	SUBCLASS	ART UNIT	EXAMINER KUMAR
09/771743	F	~~455~~ 375	329	~~2661~~ 2634	VO, D. PATHAK

APPLICANTS

Taku Yamagata
Shunji Maeda

TITLE

Timing error detection circuit, demodulation circuit and methods thereof

PTO-2040
12/99

ISSUING CLASSIFICATION

ORIGINAL			CROSS REFERENCE(S)						
CLASS	**SUBCLASS**	**CLASS**	**SUBCLASS (ONE SUBCLASS PER BLOCK)**						
	329	375	355						
INTERNATIONAL CLASSIFICATION									
					☐ Continued on Issue Slip Inside File Jacket			

TERMINAL ☐ DISCLAIMER	DRAWINGS			CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
☐ The term of this patent subsequent to _____ (date) has been disclaimed.	(Assistant Examiner) _____ (Date)			NOTICE OF ALLOWANCE MAILED	
☐ The term of this patent shall not extend beyond the expiration date of U.S Patent. No. _____	(Primary Examiner) _____ (Date)			**ISSUE FEE**	
				Amount Due	Date Paid
☐ The terminal ____months of this patent have been disclaimed.	(Legal Instruments Examiner) _____ (Date)			ISSUE BATCH NUMBER	

WARNING:
The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436A
(Rev. 6/99)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)

(FACE)